

BEST AVAILABLE COPY



ing from Last Mile To First Mile.

AVS'04

CYTRESS  
iting From Last Mile To First Mile.

- What is LER**
- Why is LER Important**
- How is LER measured**
- Modulation of LER from Etch Standpoint**
  - > Gate
  - > STIIE
- DPSII hardware & design features**
- Hard mask open process**
  - > 193nm and 248nm PR comparison
  - > Mechanism for sidewall striation
  - > Etch chemistry and process trends
- W/poly gate etch**
  - > W gate etch mechanism
  - > W etch process trends
- Advanced Gate Etch Challenges**
  - > Gate Stack complexities
- Current results**
- Summary and Conclusions**
- Acknowledgements & References**



AVS'04

CYPRUS  
Cyprus  
ting From Last Mile To First Mile.

## LER Importance:

- Spend considerable amount from CD budget
- Deteriorates single device performance
- Creates in In-homogeneous performance between devices
  - ~ LER/CD
- All the above scales as:
- LER measurement:
  - Currently done by CD-SEM or AFM
  - Involve Image grab and off-line data analysis



AVS'04

CYPRESS  
ing From Last Mile To First Mile.TABLE I  
LER RIGIDITY AS A FUNCTION OF TECHNOLOGY GENERATION

| Technology Generation | $L_g$ [nm] | Short-edge Leakage | Long-edge Leakage |
|-----------------------|------------|--------------------|-------------------|
| 0.8 $\mu\text{m}$     | 130        | 4.1                | 4.1               |
| 0.65 $\mu\text{m}$    | 110        | 1.6                | 4.3               |
| 0.5 $\mu\text{m}$     | 90         | 1.0                | 3.5               |
| 0.35 $\mu\text{m}$    | 90.00      | 1.7                | 1.1               |

Fig. 1. LER impact on off-state leakage and drive current normalized to a perfect device with 0-LER, i.e., no gate-edge roughness.

TABLE II  
LER FOR 100-nm Resist Lines

| Lithography System | Short-edge LER [nm] | Long-edge LER [nm] |
|--------------------|---------------------|--------------------|
| 180 nm             | 8.3                 | 9.3                |
| 240 nm             | 1.9                 | 6.5                |
| 260 nm             | 1.5                 | 6.1                |




Fig. 2. Off-state leakage current as a function of LER for devices with 17-A gate oxidized. Devices were processed in the same lot but with different patterning schemes. LER improvement at constant  $L_{\text{min}}$  is  $\sim 1.5 \times$  at nominal  $L_g$  of 80 nm and becomes  $2 \times$  at  $L_g \sim 70$  nm. These values compare well with the  $2 \times @ 80$  nm and  $3 \times @ 70$  nm analytical model predictions for the corresponding gate patterning process.





Fig. 3. Gate LER (long) impact on off-state leakage versus drive current figure-of-merit (FOM) for devices with 17-A gate oxidized. Devices were processed in the same lot but with different patterning schemes. LER improvement at constant  $L_{\text{min}}$  is  $\sim 1.5 \times$  at nominal  $L_g$  of 80 nm and becomes  $2 \times$  at  $L_g \sim 70$  nm. These values compare well with the  $2 \times @ 80$  nm and  $3 \times @ 70$  nm analytical model predictions for the corresponding gate patterning process.

\* IEEE Electron Devices June 2001 Diaz et al.

AVS'04

CYPRIUS  
ing From last Mile To First Mile.

Left tilt image of 193 nm resist line

$$LER = 3(\sigma_{left}^2 + \sigma_{right}^2)^{0.5}$$


reported roughness:



AVS'04

CYPRUS  
Ring From Last Mile To First Mile.

Line Roughness & Pattern Analysis Using Measurement Boxes



reated CD measurement with decreasing measurement boxes width and track the LER  
litude

the measurement box width decreases below the wavelength of a given roughness component, this component no longer contributes and the roughness amplitude decreases. Note the number of line-scans is constant, the resolution of the measurement increase, and short roughness components may emerge.





AVS'04

CYPRESS  
ing From Last Mile To First Mile.

- PR Type**
  - 193nm or 248 nm PR
- PR Thickness**
  - Incoming
  - PR selectivity to Etch
- Etch condition**
  - Chemistry
  - Etcher H/W

AVS'04

**PR loss ~1800 Å for both 248 nm and 193 nm PR  
For CHF<sub>3</sub>/CF<sub>4</sub> chemistry**



AVS'04

CYPTRESS  
ing From Last Mile To First Mile.**HM/PR**    **HM / 248nm PR Sel.** **HM / 193nm PR Sel.** **HM / Poly-Si Sel.****HM/Poly**    **HM / Poly Sel.**

3


2

1


**CF4/CH2F2****CF4/CHF3****SF6/CHF3**

AVS'04

## 193nm PR



## 248nm PR




- CF4/CH<sub>2</sub>F<sub>2</sub> chemistry
- High selectivity to resist can be achieved due to CF<sub>x</sub> polymer passivation
- Severe line edge roughness (LER) or sidewall striation is observed on 193nm PR patterned wafer while 248nm patterned wafer etched by the same process shows smooth sidewalls
- Note that sidewall striation is not caused by poor resist selectivity although LER can sometimes be associated with insufficient resist selectivity

CYPRESS  
ing From Last Mile To First Mile.



AVS'04

- Same 193nm patterned wafers display completely different signatures using different HM etch chemistries
- Possible mechanism: The physical strength of CFx based passivating polymer may be proportional to F/C ratio. [1]
- Strength of amorphous carbon can be enhanced dramatically by fluorinating
- “Tougher” passivation layer for CHF<sub>3</sub> chemistry is harder to be redefined by ion bombardment and thus results in smooth sidewalls





Reference: [1] T. Miyamoto et al, J. Vac.Sci.Techol. B 9(2), Mar/Apr 1991



ing From Last Mile To Final

AVS'04

- Same 193nm patterned wafers display completely different signatures using different ARC etch chemistries
- Observation: Non Carbon based ARCE much smoother
- LWR reduces from 8 nm to 3 nm with change in ARC etch chemistry for 65 nm Gate etch process.



"From Last Mile To First Mile."

CYPRESS



AVS'04


Cypress

ing From Last Mile To First Mile.

| Technology | Resist | From LER (nm) | STIE LER (nm) | Recipe    |
|------------|--------|---------------|---------------|-----------|
| 0.25um     | 248    | 6             | 6             | MERIE old |
| 0.1um      | 193    | 5             | 14            | MERIE old |
| 0.1um      | 193    | 5             | 9             | MERIE new |
| 0.1um      | 193    | 5             | 6.5           | DPS       |

**[TIE Mask open uses CHF3/CF4 Process for all splits  
TIE LER Depends on**

- Resist type (6nm for 248 → 14 nm for 193nm using same etch conditions)
- Etch Process conditions modulates LER on same etcher. (14 nm → 9 nm)
- 193 and 248 LER performance matched using new Etcher with optimized condition




AVS'04

## **ing From Last Mile To First Mile."**

OPERATOR INTEGRATION PRIME CED LINE 1030 RULERS

SPECIATION: THE LITTLE THAT CAN BE DONE WITH A LOT



P1ME on DPS




STIE on MERIE

Avg. LER using MERIE higher than ICP type reactor by 50 %


AVS'04


 Cypress Semiconductor  
ing From Last Mile To First Mile.

- Dual source coil design
  - Center gas feed with symmetric pumping
  - Dual zone Helium cooling



AVS'04

CYPRESS  
ing From Last Mile To First Mile.

### Striation Formation Mechanism:

- Step 1: As etching progresses, polymer builds up fluorinated amorphous carbon) on the resist sidewalls
- Step 2: Depending on the polymer strength, ion bombardment causes non-uniform polymer removal
- Step 3: The non-uniform polymer layer results in rough resist sidewalls
- Step 4: The striated resist pattern is then transferred down to the underlayers

Sidewall striation formation depends on:

- Resist material
- Etch chemistry
- Power regime



AVS'04

Cyberus  
ting From Last Mile To First Mile.




Stringers



SF<sub>6</sub> Based W Chemistry

No Stringers



No Pitting

## SF<sub>6</sub> versus NF<sub>3</sub> based W etch

- SF<sub>6</sub> chemistry provides acceptable profile performance but poor etch rate uniformity and severe etch rate micro-loading. Stringers and pitting seen on the same wafer for different loading areas. Screening splits show NF<sub>3</sub> best choice for W etch.


## NF<sub>3</sub> Based W Chemistry



ing From Last Mile To First Mile.

## Metal-Gate Stack Complexities

AVS'04





## Optimized Results


PMOS



n+


p+

NMOS


**No Stringer****No Pitting**

remaining HM adequate  
 Profile: >87  
 Poly Profile: >89  
**pacer in TEM unoptimized**

M 141 CD bias vs Distance



ISO CD bias vs Distance



AVS'04



- **193 nm PR more susceptible to LER than 248nm.**
  - 193 nm resist is Acrylic based polymer compared to 248 nm resist which is Aromatic based polymer, therefore 193 resist is more susceptible to etch conditions.
- **Etch conditions is a significant modulator of LER**
- **193 nm can perform equivalent to 248 for STIE and Gate as long etch conditions and etcher H/W regime optimized.**
- **PR Thickness**
  - 193 nm PR thinner than 248. This makes LER more challenging.
  - Thinner PR remaining after etch makes LER worse.
  - PR selectivity from Etch for 193 and 248 depends on etch process condition. Can be made equivalent.

AVS'04

Cypress  
String From Last Mile To First Mile.

## Cypress R&D

- > Chris Seams, Shahin Sharifzadeh, Albert Bruggeman, Harry Lee, Itzhik Gilboa, Jeff Watts, Geetha Narashiman, K. Ramkumar, Alain Blosse, Kiyoko Ikeuchi, Chris Jones, My Thang, Helena Stadniychuk, Peter Keswick, Dan Arnzen, Craig Whichard, Mike Moore, Dick Duwall, Phil McGowan, Pete Roth, Robin Van den Neiwenhoven, Oliver Pohland, Ravi Kapre, Wade Xiong

## Applied Materials Silicon Etch division

- > Thorsten Lili, Dragan Podlesnik, Jack Marvin, Brian McGinley, Steve Phillips, Amitabh Sabhrawal, Boaling Yuan, Tin Pham, Edwin Sum, Jitske Kretz

## Applied Materials North America Regional Support

- > Eric Lim, Kolan Saravanan, Kamatchi Subramaniam, Leonard Moravsek, Paul Arleo, Danny Xiong, Ed Laughlin, Brent Riggs, Joe Farrah, Frank Sekera

## References

- > "An Experimentally Validated Analytical Model For Gate Line Edge Roughness (LER) Effects on Technology Scaling", Diaz IEEE Electron Device Letters Vol. 22 No.6 June 2001

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS**
- IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- FADED TEXT OR DRAWING**
- BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- SKEWED/SLANTED IMAGES**
- COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- GRAY SCALE DOCUMENTS**
- LINES OR MARKS ON ORIGINAL DOCUMENT**
- REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- OTHER:** \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**